





X0Y2
X1Y2
X0Y1
X1Y1
X0Y0
X1Y0


count0_i
RTL_ADD
count_i
RTL_MUX
count_i_0
RTL_MUX
count_i_1
RTL_MUX
count_reg[3:0]
RTL_REG_SYNC
state_i_0
RTL_ROM
state_i_1
RTL_ROM
state_i_2
RTL_ROM
state_i_3
RTL_MUX
state_i
RTL_MUX
state_reg[1:0]
RTL_REG_SYNC
red_i
RTL_MUX
green_i
RTL_MUX
yellow_i
RTL_MUX
rst
clk
red
green
yellow